

Fig. 2 Block diagram of the 2:1 MUX.

#### Data input buffer

A schematic diagram of the data input buffer is shown in figure 3. The buffer consists of a data input stage and three stages of an amplifier core which is composed of a source-coupled differential amplifier and a source follower. To transmit nonreturn-to-zero (NRZ) data at 50 Gbit/s, the buffer needs to have a wide bandwidth from near DC to over 40 GHz, which is 80 % of 50 GHz. The source follower is useful to convert the bias level, however, the fringing capacitance between ground lines and the electrode of speed-up capacitors make the bandwidth narrower. We've solved this problem by lifting the capacitor to the upper layer as shown in figure 1 and laying level-shift diodes under the capacitors.

Figure 4 shows the gain characteristics of a test circuit that was made for checking the performance of the data buffer. This circuit produced a bandwidth of 48 GHz and a gain of 4.3 dB at 40 GHz.




Fig. 3 Circuit schematic of the data buffer.




Fig. 4 Gain characteristics of the data buffer.

Since the measured result was corresponded well with the simulated one, the gain of the data input buffer is estimated to be about 7 dB at 40 GHz. The buffer has sufficient performance to transmit 50-Gbit/s data to the selector.

#### Selector

One of the most critical problems of high-speed digital circuits is signal reflection. At 50 GHz, a wavelength is only 2.5 mm on an InP substrate, however, since DC supply lines and other components such as capacitors extend the cell size, the length of interconnection has to be longer than one tenth of the wavelength (250  $\mu$ m) and the interconnection acts as a distributed element. In general, the input impedance of common source circuits of FET is higher than 1 k $\Omega$  and does not match to the impedance of interconnection. With this connection, the output signal easily reflects at the end of the line and multiple reflections occur. In particular, the interconnections to the selector are a critical part because the selector has three signal input nodes and it is difficult to shorten the length of the interconnections. To solve these problems, we propose a design where the interconnections are extended inside a selector core.

Figure 5 shows a schematic diagram of the selector, which consists of a Gilbert cell and a source follower. During selector operation, data signals are fixed at high or low levels at data input transistors ( $Q_3$ ,  $Q_4$ ,  $Q_5$  and  $Q_6$ ) when the clock signals are switching at clock differential transistors ( $Q_1$ ,  $Q_2$ ). Therefore,  $Q_3$ ,  $Q_4$  and  $Q_5$ ,  $Q_6$  behave as a common-gate circuit, and the input impedance at the source node (A) is low compared with the impedance of a clock input node (C).




Fig. 5 Circuit schematic of the selector.




Fig. 6 Input impedance ( $Z_{in}$ ) at each clock level.

Figure 6 shows input impedance ( $Z_{in}$ ) at node A when the clock signals are switching. Since the impedance is low with the initial turning on of the clock ( $60\ \Omega$ ) and at the mid-way state ( $80\ \Omega$ ), the impedance of the interconnection ( $Z_{line}$ ) can be matched.

Figure 7 shows the simulated output waveform when the line lengths were set to  $300\ \mu\text{m}$ , and  $Z_{line}$  was set to  $30\ \Omega$ ,  $65\ \Omega$  and  $166\ \Omega$ . Because of an impedance mismatch, the eye opening was close at  $30\ \Omega$ . When  $Z_{line}$  was  $166\ \Omega$ , pulse jitter increased to  $1.6\ \text{ps}$  from  $0.7\ \text{ps}$ . On the other hand, there was almost no difference between the

waveforms at  $65\ \Omega$  and the ideal and the increase of pulse jitter was only  $0.2\ \text{ps}$ . These results show that it is possible to extend the  $65\text{-}\Omega$  interconnection at this node without signal degradation and by using this design, we can achieve the circuit performance.




Fig. 7 Simulated output waveforms of the selector at 100 Gbit/s.

#### IV. EXPERIMENTAL RESULTS

A micrograph image of the chip is shown in figure 8. The total chip area is  $1.9 \times 1.8\ \text{mm}^2$ , the supply voltage is  $-3.3\ \text{V}$ , and the power consumption is  $1.0\ \text{W}$ . Data signals are input from the left side and output from the right side. To reduce the offset due to the deviation of the transistors and other components, all elements of the differential circuit were designed to be completely symmetrical.




Fig. 8 Chip photograph of the 2:1MUX.

Figure 9 shows measured waveforms at 100-Gbit/s operations. The amplitude of each data was 0.75 V. Clear output waveforms have been obtained.

We also tried to mount the MUX in a module, a photograph of which is shown in figure 10. The size of the module, excluding connectors, is  $30 \times 30 \times 9$  mm. High frequency signals are drawn from a chip with coplanar waveguide (CPW) lines on a ceramic substrate, and V-connectors are used to input and output the signals. The mounted chip succeeded in making 80-Gbit/s operations, as shown in figure 11.




Fig. 9 Input eye diagrams at 50 Gbit/s (top: DATA1, middle: DATA2) and Output eye diagram at 100 Gbit/s (bottom).

#### V. CONCLUSION

We developed a 2:1 MUX that operate at 100 Gbit/s, which is one of the fastest operation speeds to date. By designing interconnections matching the input impedance of a circuit, we could increase operating speed and obtained high waveform quality. We also developed a V-conconnector interface module, and it achieved 80-Gbit/s operations.

#### ACKNOWLEDGMENT

The authors would like to thank S. Yamaura, H. Kano, K. Tsukashima, A. Ohya and M. Mizoguchi for their useful discussion on the circuit design and measurement. They also would like to thank Y. Watanabe and H. Imai for their encouragement.




Fig. 10 Photograph of the 2:1 MUX Module.




Fig. 11 Output eye diagrams of the module at 80 Gbit/s.

#### REFERENCES

- [1] M. Möller, H.-H. Rein, A. Felder and T. F. Meister, "60Gbit/s time-division multiplexer in SiGe-bipolar technology with special regard to mounting and measuring technique," *Electronics Letters*, no. 33, pp. 679-680, 1997.
- [2] K. Ishii, K. Murata, M. Ida, K. Kurishima, T. Enoki, T. Shibata and E. Sano, "Very-high-speed selector IC using InP/InGaAs heterojunction bipolar transistors," *Electronics Letters*, Vol. 38, No. 10, pp. 480-481, May.2002.
- [3] K. Murata, K. Sano, H. Kitabayashi, S. Sugitani, H. Sugahara, and T. Enoki "100-Gbit/s Logic IC using 0.1- $\mu$ m-gate-length InAlAs/InGaAs/InP HEMTs," *IEDM 2002 Digest*.
- [4] A. Endoh, Y. Yamashita, K. Shinohara, K. Hikosaka, T. Matsui, S. Hiyamizu and T. Mimura, "InP-Based HEMTs with a Very Short Gate-Channel Distance", *the 2002 International Conference on Solid State Devices and Materials Tech. Dig.*, pp. 116-117.
- [5] T. Takahashi, M. Nihei, K. Makiyama, M. Nishi, T. Suzuki, and N. Hara, "Stable and Uniform InAlAs/InGaAs HEMT ICs for 40-Gbit/s Optical Communication Systems," *Proceedings of the 2001 IPRM*, pp. 614-617.